Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
ksec
5 months ago
|
parent
|
context
|
favorite
| on:
Designing a Low Latency 10G Ethernet Core (2023)
> the design has less than 60ns loopback latency
What is the current state of the art figures?
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search:
What is the current state of the art figures?