Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

DDR4 link training is a bit easier to comprehend than DDR5, but still a headache. I think almost every high-performance SoC uses an auxiliary processing core for link training at this point (including large FPGAs).

I have been waiting for someone to find a security vulnerability in one of these cores.



Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: