The metal layer interconnects usually are _not_ that small. I can't share the exact specs for TSMC's 7nm process but here's an example that should give you some idea:

https://web.stanford.edu/class/ee311/NOTES/Interconnect%20Sc...